Crosstalk Reduction by Transistor Sizing
نویسندگان
چکیده
In this paper we consider transistor sizing to reduce crosstalk. First, crosstalk noise dependency on wire width, wire spacing, driver and receiver sizes are discussed, and validated by experiments. Then transistor sizing for timing and noise is discussed and solved using optimization techniques. Experimental results suggest that crosstalk violations can be removed by transistor sizing with very small area ovehead.
منابع مشابه
Crosstalk in VLSI interconnections
We address the problem of crosstalk computation and reduction using circuit and layout techniques in this paper. We provide easily computable expressions for crosstalk amplitude and pulse width in resistive, capacitively coupled lines. The expressions hold for nets with arbitrary number of pins and of arbitrary topology under any specified input excitation. Experimental results show that the av...
متن کاملOptimal Wire and Transistor Sizing for Circuits with Non-Tree Topology1
Conventional methods for optimal sizing of wires and transistors use linear RC circuit models and the Elmore delay as a measure of signal delay. If the RC circuit has a tree topology the sizing problem reduces to a convex optimization problem which can be solved using geometric programming. The tree topology restriction precludes the use of these methods in several sizing problems of signi cant...
متن کاملAnalysis and Reduction of Capacitive Coupling Noise in High-Speed VLSI Circuits
Scaling the minimum feature size of VLSI circuits to sub-quarter micron and its clock frequency to 2GHz has caused crosstalk noise to become a serious problem, that degrades the performance and reliability of high speed integrated circuits. This paper presents an efficient method for computing the capacitive crosstalk in sub-quarter micron VLSI circuits. In particular, we provide closed-form ex...
متن کاملCombining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction
Multiple supply voltages, multiple transistor thresholds and transistor sizing could be used to reduce the power dissipation of digital blocks. This paper presents a framework for evaluating the effectiveness of each of these approaches independently and in conjunction with each other. Results show the advantages of multiple supply, transistor sizing, and multiple threshold can be compounded to...
متن کاملCrosstalk Noise Reduction Using Driver Sizing Optimization in Vlsi Rc Global Interconnects Using 90nm Process Technology
In this paper noise avoidance in closed form crosstalk noise model for on-chip VLSI RC interconnects using 2π model is presented. In this crosstalk noise model we consider the case when step input is applied to the aggressor which is adjacent to the victim net and further simplified it, then find out the closed form formulae for noise pulse width and noise amplitude for RC interconnect. Various...
متن کامل